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Cayley graphs and analysis of quantum cost for
reversible circuit synthesis
A. C. Ribeiro, C. M. H. de Figueiredo, F. L. Marquezino, L. A. B. Kowada
Abstract—We propose the theory of Cayley graphs as a
framework to analyse gate counts and quantum costs resulting
from reversible circuit synthesis. Several methods have been
proposed in the reversible logic synthesis literature by considering
different libraries whose gates are associated to the generating
sets of certain Cayley graphs. In a Cayley graph, the distance
between two vertices corresponds to the optimal circuit size.
The lower bound for the diameter of Cayley graphs is also a
lower bound for the worst case for any algorithm that uses the
corresponding gate library. In this paper, we study two Cayley
graphs on the Symmetric Group S2n : the first, denoted by In, is
defined by a generating set associated to generalized Toffoli gates;
and the second, the hypercube Cayley graph Hn, is defined by a
generating set associated to multiple-control Toffoli gates. Those
two Cayley graphs have degree n2n−1 and order 2n!. Maslov,
Dueck and Miller proposed a reversible circuit synthesis that we
model by the Cayley graph In. We propose a synthesis algorithm
based on the Cayley graph Hn with upper bound of (n−1)2n+1
multiple-control Toffoli gates. In addition, the diameter of the
Cayley graph Hn gives a lower bound of n2n−1.
Index Terms—circuit synthesis, quantum complexity, Cayley
graphs.
I. INTRODUCTION
An important feature of the circuit model of quantum
computation is reversibility. This isa consequence of the
evolution postulate of quantum mechanics, which states that
the time-evolution of the state of a closed quantum system is
described by a unitary operator [1]. Therefore, the theory of
reversible computation is one of the foundations of quantum
computation. In any reversible circuit—classical or quantum—
the output contains sufficient information to reconstruct the
input, i.e., no input information is erased [2]. This aspect of
reversible computation has important physical consequences.
For instance, it is well established that conventional logic gates
lead to at least kT ln 2 energy dissipation per irreversible bit
operation, where k is Boltzmann’s constant and T is the abso-
lute temperature of the circuit [3]. Therefore, logical circuits
with almost zero power dissipation will only be possible if
they are built from reversible gates [4]. Thus, reversible com-
puters can be economically more interesting for low-power
design than a computer with conventional circuits. The field
of reversible computing also draws motivation from several
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sources, such as signal processing, cryptography, computer
graphics, nano and photonic circuits, just to mention a few [5].
A set of reversible gates is needed to design reversible
circuits. Group Theory has recently been employed as a tool
to analyse reversible logic gates and investigate generators for
the group of reversible gates [6], [7]. In this work, we study
Cayley graphs associated to the Symmetric Group S2n in order
to analyse reversible circuit synthesis methods. Each method
has been proposed by considering different libraries whose
gates are associated to the generating sets of certain Cayley
graphs.
Several properties of these Cayley graphs—such as degree,
distance and diameter—are considered. The degree of the
Cayley graph is exactly the size of the generating set, which
in turn corresponds to the size of the gate library. The distance
between two vertices corresponds to the optimal circuit size—
each gate produces an edge of the Cayley graph, so the circuit
size corresponds to the distance. Finally, an important property
of Cayley graphs is that the lower bound for their diameter is
also a lower bound for the worst case of any algorithm that
uses the corresponding gate library.
Our goal is to analyse reversible circuit synthesis based
on Cayley graphs. We present two Cayley graphs on the
Symmetric Group S2n : the first, denoted by In, is defined
by a generating set associated to generalized Toffoli gates
(G-Toffoli); the second, the hypercube Cayley graph Hn, is
defined by a generating set associated to multiple-control
Toffoli gates (MC-Toffoli). Maslov, Dueck and Miller [8], [9]
proposed a reversible circuit synthesis that we model by the
Cayley graph In. We propose a synthesis algorithm based on
the Cayley graph Hn with upper bound of (n − 1)2n + 1
multiple-control Toffoli gates. In addition, the diameter of the
Cayley graph Hn gives a lower bound of n2n−1.
This paper is organized as follows. In Section 2, we intro-
duce notation and review some basic concepts on circuits and
group theory that will be necessary throughout the paper. We
also describe two algorithms for circuit synthesis: the first,
based on G-Toffoli gates; and the second, based on MC-
Toffoli gates. In Section 3, we present the analysis of the
circuit synthesis based on G-Toffoli gates, which we model by
Cayley graph In. In Section 4, we present the analysis of the
circuit synthesis based on MC-Toffoli gates, which we model
by Cayley graph Hn. In Section 5, we present our conclusions.
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II. PRELIMINARIES
A. Graph Theory and Cayley graphs
Let (G, ·) be a finite group with identity element denoted
by ι. A subset C of this group is a generating set if every
element of G can be expressed as a finite product of elements
in C. We also say that G is generated by C.
Definition 1. Let C be a generating set for a group G. We say
that a directed graph Γ(V,E) is a Cayley graph associated to
a group with generating set (G,C), if there exists a bijection
mapping every vertex v ∈ V to a group element g ∈ G, such
that group elements (g, h) ∈ G are connected by a directed
edge (g, h) ∈ E if and only if exists c ∈ C such that h = c ·g.
If ι /∈ C, then there are no loops (i.e., edge between a same
element) in Γ, which we define as the identity free property.
If c ∈ C implies c−1 ∈ C, then for every edge from g to g · c,
there is also an edge from g · c to (g · c) · c−1 = g, which
we define as the symmetry condition. The Cayley graph with
identity free property and symmetry condition is an undirected
graph. In this paper, we only consider undirected graphs.
Let A be a finite set and f : A → A a bijective
function, i.e., a permutation. For example, pi = [1 3 2 0] is
a permutation over {0, 1, 2, 3} where pi[0] = 1, pi[1] = 3,
pi[2] = 2 and pi[3] = 0. The set of all n! permutations on
A = {0, 1, · · · , n− 1} with function composition operation
forms the Symmetric Group Sn on A.
Definition 2. The distance d(u, v) between the vertices u
and v in a graph is the number of edges in a shortest path
connecting them.
Definition 3. The diameter D is the largest distance among
all pairs of vertices.
In Cayley graphs, the problem of finding the distance among
all pairs of vertices, is equivalent to finding the minimum
length sequence that creates the element p from ι, see [10].
So, in order to find the diameter, it is sufficient to calculate
the greatest distance between the identity vertex and all other
vertices.
Definition 4. Let pib and σb be the binary representations
of permutations pi and σ, respectively. Hamming distance
dH(pi, σ) is the number of positions in pib and σb with different
bits.
For example, the elements (0, 1, 1) and (1, 1, 1) have Ham-
ming distance 1.
B. Reversible and quantum circuits
A logic circuit consists of interconnected logic gates. A
classical logic gate is a function f : {0, 1}n → {0, 1}m
with n input bits and m output bits. We define combinational
circuit or irreversible circuit as an acyclic logic circuit, which
means that each instance of the logic gate is used only once.
When a function f is bijective, it has an inverse function.
Therefore, there is a circuit where, for each output value y of
f , it produces the value x such that f(x) = y. In this case we
say that the circuit is reversible. A reversible n-gate realizes a
bijective function over {0, 1, . . . , 2n − 1}. For any reversible
gate g, the gate g−1 implements the inverse transformation.
A generalized Toffoli gate or G-Toffoli gate CnNOT (x1,
x2, . . . , xn) keeps the first n − 1 lines, called control lines,
unchanged. This gate flips the n-th line, target line, if and
only if each control line carries the 1 value. For example,
Figure 1 shows a C4NOT (a, b, c, d) gate. For n = 0, 1, 2
the gates are named NOT (N), CNOT (C), and Toffoli(T ),
respectively (see Figure 2). These three gates compose the
CNT library [2], which is a universal set of gates for the
classical reversible computing.
a • a
b • b
c • c
d d′
Fig. 1. G-Toffoli gate representing C4NOT (a, b, c, d). The top line denotes
the less significative bit.
a a′
(a) NOT
a • a
b b′
(b) CNOT
a • a
b • b
c c′
(c) Toffoli
Fig. 2. Circuit representation for the CNT gate library. The top line denotes
the less significative bit.
Observe that a reversible n-gate applied in a specific posi-
tion realizes a permutation of S2n . For example, using decimal
notation, the NOT gate over one line realizes the permutation
[1 0]. If the NOT gate is applied over the most significative
bit in a 2-line circuit, then the associated permutation is
[2 3 0 1]. The CNOT gate over the 2-line circuit realizes the
permutation [0 1 3 2] or the permutation [0 3 2 1], depending
on the position of the control bit.
The concatenation of gates in a circuit is equivalent to
realizing the composition of permutations associated to each
gate of the concatenation in the same order.
Definition 5. Let L be a reversible gate library. An
L-circuit is a circuit composed only of gates from L. A
permutation pi ∈ S2n is L-constructible if it can be realized
by an L-circuit.
Theorem 1 (Shende et al. [11]). Every permutation is CNT -
constructible with at most one line of temporary store.
Definition 6. LI is the reversible gate library formed only by
generalized Toffoli gates.
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A multiple-control Toffoli gate or MC-Toffoli gate
CnNOT (x1, x2, . . . , xn) keeps the first n − 1 lines, called
control lines, unchanged. This gate flips the n-th line, target
line, if and only if each positive (or negative) control line
carries the 1 (or 0) value. We indicate the line which is
the negative control with ′ after control. See Figure 3 for
an example of a 4 × 4 multiple-control Toffoli gate with a
negative-positive-negative pattern of control lines and target
on the last line, which can be denoted by C4(a′, b, c′, d).
a a
b • b
c c
d d′
Fig. 3. MC-Toffoli gate representing C4NOT (a′, b, c′, d). The top line
denotes the less significative bit.
Theorem 2 (Toffoli [2]). Any invertible finite function of order
n is obtained by the composition of multiple-control Toffoli
gates.
Definition 7. LH is the reversible gate library formed only
by multiple-control Toffoli gates.
In the quantum circuit synthesis, a small set of primitive
gates are used as elementary building blocks with an assumed
unit cost [12]–[14]. A standard set of universal gates is
composed by Hadamard, phase, CNOT and pi/8 gates [1]. In
the context of our work, it is also reasonable to include in this
set the NOT gate, the controlled-V gate, and the controlled-
V † gate, with V defined as the square root of NOT, i.e., a
unitary operator such that V 2 is equal to the NOT operator.
Each Toffoli gate, G-Toffoli gate, or MC-Toffoli gate can be
decomposed into a sequence of quantum gates from the above
mentioned set, following the pattern of Figures 4 and 5.
• • • •
• = • •
U V V † V
Fig. 4. Decomposition of two-control quantum gate into a sequence of
single-control quantum gates. An analog decomposition pattern is possible
for quantum gates with more than two controls [1].
The number of gates has been used to evaluate nearly all
synthesis approaches in literature so far. For an arbitrary circuit
C consisting of a sequence g1, g2, . . . , gk of k quantum gates,
the gate count metric is defined as gc(C) ≡ k. We also refer to
the notion of quantum cost to measure the implementation cost
of quantum circuits. More precisely, quantum cost is defined
as the number of elementary quantum operations needed to
• • • •
= • •
U V V † V †
Fig. 5. Decomposition of two-control quantum gate with one negative control
into a sequence of single-control quantum gates. An analog decomposition
pattern is possible for quantum gates with more than two controls.
TABLE I
QUANTUM COSTS OF VARIOUS GATES
gate type size garbage quantum cost
NOT 1 0 1 [1]
CNOT 2 0 1 [1]
Toffoli 3 0 5 [12]
Toffoli gate 3 0 5
with one negative control
Toffoli gate 3 0 7
with two negative control
G-Toffoli
CnNOT (x1, x2, . . . , xn) n 0 2n − 3 [12]
CnNOT (x1, x2, . . . , xn) n 1 24n− 88 [12], [13]
CnNOT (x1, x2, . . . , xn) n n− 3 10n− 25 [15], [16]
MC-Toffoli
CnNOT (x1, x2, . . . , xn) n 0 2n − 3 + 2m
CnNOT (x1, x2, . . . , xn) n 1 24n− 86
CnNOT (x1, x2, . . . , xn) n n− 3 10n− 23
realize a gate. For an arbitrary quantum gate g that can be
decomposed into k elementary quantum gates, its quantum
cost metric is defined as qc(g) ≡ k. The quantum cost for a
circuit C is defined as qc(C) =
∑
gi∈C
qc(gi). Table I shows
the quantum cost for all the reversible gates used in this paper,
with m denoting the amount of negative controls on the MC-
Toffoli gate.
In Figure 6, we have an example of how to decompose a
MC-Toffoli gate of size n = 6 into Toffoli gates, with n −
3 ancilla (garbage) bits, by using a synthesis method based
on [15], [16]. Quantum cost, in this case, is the gate count
multiplied by 5.
a • a a • • a
b b b b
c c c c
d d d d
e e = e e
0 0 0 • • 0
0 0 0 • • 0
0 0 0 • 0
f f ′ f f ′
Fig. 6. Implementation of MC-Toffoli for n = 6 and 3 garbage based
on [15], [16].
In Figure 7, we have an example of how to decompose a
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MC-Toffoli gate of size n = 6 into Toffoli gates, with n− 3
garbage bits, by using a synthesis method based on [12], [13].
Notice that in this case, we do not need to initialize the garbage
bits with zeros.
a • a a • • a
b b b b
c c c c
d d d d
e e=e e
x x x • • • • x
y y y • • • • y
z z z • • z
f f ′ f f ′
Fig. 7. Implementation of MC-Toffoli for n = 6 and 3 garbage based
on [12], [13].
In Figures 8 and 9, we have an example of how to decom-
pose a MC-Toffoli gate of size n = 8 into Toffoli gates, with
one garbage bit, by using a synthesis method based on [12],
[13].
a • a a • • a
b b b b
c c c c
d d d d
e e = e e
f f f f
g g g g
h h h • • h
i i′ i i′
Fig. 8. Implementation of MC-Toffoli for n = 8 and 1 garbage based
on [12], [13].
a • • • • a
b b
c c
d d
e • • • • e
f • • • • • • • • f
g • • • • • • • • g
h • • • • h
i • • • • i′
Fig. 9. Implementation of MC-Toffoli for n = 8 and 1 garbage based
on [12], [13].
In Figure 10, we have an example of how to decompose
a G-Toffoli gate of size n = 9 into Toffoli gates, without
garbage bits, by using a synthesis method based on [12], [13].
a • a a • • a
b • b b • • b
c • c c • • c
d • d d • • d
e • e = e • • e
f • f f • • f
g • g g • • g
h • h h • • • h
i W i′ i A B C i′
Fig. 10. G-Toffoli n=9 and 0 garbage by [12], [13].
C. Circuit synthesis using generalized Toffoli gates
We show below the reversible circuit synthesis using gener-
alized Toffoli gate, which we call Basic Algorithm. The Basic
Algorithm was proposed by Maslov, Dueck and Miller [8],
[9], and is reproduced in Algorithm 1. It considers a reversible
function specified as a mapping over {0, 1, . . . , 2n − 1}, i.e., a
truth vector. It writes a function f(i), where i is an integer in
the range 0 ≤ i ≤ 2n− 1, meaning that the function argument
i is a vector giving the binary expansion of the integer i. The
result of the function application to an integer argument i,
f(i), is treated as an integer as well. The Basic Algorithm
works by assigning Toffoli gates at the output end of the
cascade. The Toffoli gates are chosen so that the output part
of the specification is progressively transformed to match the
input part. When a cascade of Toffoli gates transforming the
total specification into the identity permutation is found, then
reading this cascade in reverse order will transform the input
to the required output, thus realizing the target function.
Table II illustrates the application of the Basic Algorithm.
Notice that the gates are identified in order from the output
side to the input side. The corresponding network is showed
in Figure 11.
a • a0
b • • b0
c • • • c0
Fig. 11. Reversible circuit that transforms permutation ι into pi, according
to example taken from Table II.
Using the Basic Algorithm, it is possible to find a per-
mutation for any n that requires at most (n − 1)2n + 1
generalized Toffoli gates. The Basic Algorithm finds the
permutation [7 1 4 3 0 2 6 5] for n = 3 and the permutation
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Algorithm 1: Basic Algorithm [8], [9]
1 begin
2 Step 0: If f(0) /∈ 0, invert the outputs corresponding
to 1-bits in f(0). Each inversion requires a NOT
gate. The transformed function, written as f+, has
f+(0) = 0.
3 Step i: Consider each i in turn for 0 ≤ i ≤ 2n − 1
letting f+ denote the current reversible specification.
If f+(i) = i, no transformation and, hence, no Toffoli
gate is required for this i. Otherwise, gates are
required to transform the specification to a new
specification f++ with f++(i) = i. The required
gates must map f+(i)→ i.
4 Let p be the bit string with 1s in all position where
the binary expansion of i is 1, while the expansion of
f+(i) is 0. These are the 1 bits that must be added in
transforming f+(i)→ i. Conversely, let q be the bit
string with 1s in all positions where the expansion of
i is 0, while the expansion of f+(i) is 1. q identifies
the 1 bits to be removed in the transformation.
5 For each pj = 1, apply the Toffoli gate with control
lines corresponding to all outputs in positions where
the expansion of i is 1 and whose target line is the
output in position j. This will increase the
lexicographical order of f+(i). Then, for each
qk = 1, apply the Toffoli gate whose target line is the
output in position k, and with control lines
corresponding to all outputs in positions, except k,
where the expansion of f+(i) is 1. This second
operation decreases the lexicographical order, but not
below i.
TABLE II
EXAMPLE OF APPLYING THE BASIC ALGORITHM
(i) (ii) (iii) (iv) (v)
cba c0b0a0 c1b1a1 c2b2a2 c3b3a3 c4b4a4
000 001 000 000 000 000
001 000 001 001 001 001
010 011 010 010 010 010
011 010 011 011 011 011
100 101 100 100 100 100
101 111 110 111 101 101
110 100 101 101 111 110
111 110 111 110 110 111
[15 1 12 3 5 6 8 7 0 10 13 9 2 4 14 11] for n = 4.
Table III shows the results of applying version of Algo-
rithm 1 over all 8! = 40320 permutations when n = 3. We
show the number of functions for each gate count and the
average number of gates required.
D. Circuit synthesis using multiple-control Toffoli gates
We present below the reversible circuit synthesis using
multiple-control Toffoli gates, denoted by hypercube method.
Each permutation is a sequence of n2n bits. The application
TABLE III
NUMBER OF REVERSIBLE 3× 3 FUNCTIONS FOR ALGORITHM 1 USING
G-TOFFOLI GATES AND COMPARING WITH OPTIMAL RESULTS FROM [11].
FOR EACH SCENARIO, WE SHOW THE AVERAGE NUMBER OF G-TOFFOLI
GATES REQUIRED.
Size Number of permutationsAlgorithm 1 optimal results
by CNT library
17 1
16 14
15 92
14 380
13 1113
12 2468
11 4311
10 6083
9 7044
8 6754 577
7 5379 10253
6 3549 17049
5 1922 8921
4 839 2780
3 286 625
2 72 102
1 12 12
0 1 1
avg. gates 8.67 5.63
of a multiple-control Toffoli gate over one permutation pi
generates a permutation pi′, with change over two bits, i.e.,
dH(pi, pi
′) = 2. Regarding the identity permutation ι, we
have three cases for the Hamming distance: i) dH(pib, ιb) =
dH(pi
′
b, ιb)− 2, when the gate places two bits in their correct
positions; ii) dH(pib, ιb) = dH(pi′b, ιb), when the gate places
one bit in its correct position and misplaces one bit in a
wrong position; iii) dH(pib, ιb) = dH(pi′b, ιb) + 2, when the
gate misplaces two bits in wrong positions.
The hypercube method for reversible circuit synthesis uses
the LH gate library. This method, presented in the Algo-
rithm 2, uses consecutive applications of multiple-control
Toffoli gates in order to organize the bits. The proposed
method takes the binary representation of the permutation
elements—each one is composed of n bits—and carries out
at most n changes. Those changes use the multiple-control
Toffoli gate in order to put the permutation element in its
correct position. See example in Table IV. The corresponding
reversible circuit is given in Figure 12.
For instance, Table IV shows the hypercube method that
transform the permutation pi = [7 4 1 0 3 2 6 5] into the
identity permutation ι = [0 1 2 3 4 5 6 7].
a • • • a′
b • • b′
c • c′
Fig. 12. Reversible circuit that transforms permutation ι into pi, according
to example taken from Table IV.
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TABLE IV
THE EVOLUTION OF PERMUTATION pi BEING TRANSFORMED INTO ι BY
HYPERCUBE METHOD. THE ELEMENTS THAT NEED TO BE MOVED ARE
PRESENTED IN BOLD TYPEFACE. ORDERED ELEMENTS ARE PRESENTED
UNDERLINED.
permutation elements
apply gate 7 4 1 0 3 2 6 5
111 100 001 000 011 010 110 101
step i = 7 111 100 001 000 011 010 110 101
C3NOT (a, c, b)
101 100 001 000 011 010 110 111
step i = 6 101 100 001 000 011 010 110 111
step i = 5 101 100 001 000 011 010 110 111
C3NOT (b, c′, a)
101 100 001 000 010 011 110 111
C3NOT (a, c′, b)
101 100 011 000 010 001 110 111
C3NOT (a, b′, c)
001 100 011 000 010 101 110 111
step i = 4 001 100 011 000 010 101 110 111
C3NOT (a′, c′, b)
001 100 011 010 000 101 110 111
C3NOT (a′, b′, c)
001 000 011 010 100 101 110 111
step i = 3 001 000 011 010 100 101 110 111
C3NOT (b, c′, a)
001 000 010 011 100 101 110 111
step i = 2 001 000 010 011 100 101 110 111
step i = 1 001 000 010 011 100 101 110 111
C3NOT (b′, c′, a)
000 001 010 011 100 101 110 111
0 1 2 3 4 5 6 7
Algorithm 2 makes the reversible circuit synthesis using
multiple-control Toffoli gates and reads the permutation from
right to left order. We call it the right order. One can change
the line 4 of Algorithm 2 to read the permutation from left
to right order. In that case, we call it the left order. Denoted
by unidirectional if Algorithm 2 runs right order or left order.
Denoted by bidirectional if Algorithm 2 runs right order and
left order.
The hypercube method has the following property in the
change of permutation and it is used to prove the correctness
of Algorithm 2.
Property 1. When i < k in the external for loop in Algo-
rithm 2, let pi be any permutation and let pi[k] be a component
of permutation pi, where i < k ≤ 2n − 1. Then we have that
pi[k] = k.
Theorem 3. Algorithm 2 returns a reversible circuit using
multiple-control Toffoli gates.
Proof: We will prove by induction the correctness of
the Algorithm 2 by showing that in the application of each
multiple-control Toffoli gate, at least one bit changes or stays
in its correct place. The induction hypothesis: In the step i = k
and j = l, we have pi[k′] = k′ and pib[k][l′] = ιb[k][l′] for
k′ > k and l′ > l, or in other words, the elements greater
than k and all less significative bits than pib[k][l] of pi[k] stay
in their correct positions.
When i = N − 1, it is only possible to change pi[i] with
Algorithm 2: Reversible circuit synthesis
input : pib vector
output: circuit stack
1 begin
2 N = lenght of pib vector;
3 n = log2N ;
4 for i = N − 1 until 1 do
5 if pib[i] 6= ιb[i] then
6 for j = n− 1 until 0 do
7 if pib[i][j] 6= ιb[i][j] then
/* Adds to the circuit a
MC-Toffoli with target
in position j and
controls in positions
pib − j */
8 push
CnNOT (pib[0], . . . , pib[n− 1], pib[j])
to circuit;
9 change pib[i][j];
10 return circuit
pi[k′], where k′ < N − 1, warranting the satisfiability of the
basis of induction.
The induction is guaranteed if we show that the gate
application, in the step i = k, does not affect any element
pi[k′], with k′ > k.
In the step i = k and j = l, if pib[k][l] = ιb[k][l] then no
change is needed. Otherwise, pi[k] must change the l-th bit
with pi[m] such that
pib[m][p] =
{
pib[k][p] if p 6= l
!pib[k][p] if p = l,
where !x is 1 if x = 0 or 0 in otherwise.
If pib[k][l] = 1 then the change (1 to 0) is made to a value
pi[m] less than pi[k], consequently, by induction hypothesis, to
a value less than k. If pib[k][l] = 0 then the change is made to
a value greater than pi[k]. We must show that the pi[m] < k.
Take the most significative bit l′ of pi[k] such that pib[k][l′] 6=
ιb[k][l
′]. We can separate in two cases: (i) l′ = l (ii) l′ > l. In
the case (i), the bits more significative than l of pi[k] are correct
and by induction hypothesis, the bits less significative than l of
pi[k] are correct and pi[k′] = k′ for k′ > k, hence if m > k then
pi[m] = k and pi[m] = k′, that is not possible. In the case (ii),
if m > k then pib[m][l′] = 1, but pib[m][l′] = pib[k][l′] when
l′ 6= l, thus pi[k] > k that is contrary to induction hypothesis.
Theorem 4. The reversible circuit returned by Algorithm 2
has size less than or equal to (n− 1)2n + 1 multiple-control
Toffoli gates.
Proof: Notice that each gate application changes at least
one bit to its correct place. Therefore, Algorithm 2 terminates
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TABLE V
NUMBER OF REVERSIBLE 3× 3 FUNCTIONS FOR ALGORITHM 2 USING
MC -TOFFOLI GATES AND COMPARING WITH OPTIMAL RESULTS
FROM [11]. FOR EACH SCENARIO, WE SHOW THE AVERAGE NUMBER OF
MC -TOFFOLI GATES REQUIRED.
Size Number of permutationsAlgorithm 2 Algorithm 2 optimal results
unidirectional bidirectional by NT library
17 1
16 14
15 92
14 380 9
13 1113 111
12 2468 581 47
11 4311 1946 1690
10 6083 4349 8363
9 7044 6917 12237
8 6754 8255 9339
7 5379 7662 5097
6 3549 5546 2262
5 1922 3088 870
4 839 1329 296
3 286 424 88
2 72 90 24
1 12 12 6
0 1 1 1
avg. gates 8.67 7.71 8.50
after applying a maximum of n2n multiple-control Toffoli
gates. In order to prove an upper bound, we construct a worst-
case function for this algorithm.
The first 2n−1 input patterns match the input, so the most
significant bit of the output patterns has been completely dealt,
2n−1 zeros are in the upper part of the truth table, the lower
2n−1 must then by definition be 1. Therefore, starting from
this step, the most significant bit is fixed. Starting from step
2n−1, flip only the remaining n − 1 unspecified bits of the
output.
Similarly, at step 2n−1+2n−2 of the algorithm, the second
most significant bit will be completely specified. In general, at
step 2n−1 +2n−2 + . . .+2n−i, the i most significant bits are
completely specified. Thus, the maximum number of multiple-
control Toffoli gates produced by the Algorithm 2 becomes:
n2n−1+(n−1)2n−2+ . . .+n−(n−1)2n−n = (n−1)2n+1.
Therefore, (n−1)2n+1 is an upper bound for the circuit size
obtained by Algorithm 2.
Using Algorithm 2, it is possible to find a permutation for
any n that requires at most (n − 1)2n + 1 multiple-control
Toffoli gates. If Algorithm 2 runs on right order, then we
find the permutation [5 2 7 4 1 6 3 0] for n = 3 and the
permutation [5 10 7 4 9 14 11 8 13 2 15 12 1 6 3 0] for
n = 4. If Algorithm 2 runs on left order, then we find the
permutation [7 4 1 6 3 0 5 2] for n = 3 and the permutation
[15 12 9 14 3 0 13 2 7 4 1 6 11 8 5 10] for n = 4.
Table V shows the results of applying version of Algo-
rithm 2 over all 8! = 40320 permutations when n = 3. We
show the number of functions for each gate count and the
average number of gates required.
III. ANALYSIS OF A CIRCUIT SYNTHESIS BASED ON
CAYLEY GRAPH In
In this section, we present the Cayley graph In associated to
G-Toffoli gates. These gates are used in the method for circuit
synthesis proposed by Maslov, Dueck and Miller [8], [9], as
we described in Sec. II-C.
Definition 8. CI is the subgroup of S2n , such that all
permutations c ∈ CI are LI -constructible, with only one gate.
Lemma 1. The subgroup CI is a generating set of S2n .
Let (S2n , ·) be a finite Symmetric Group with a generating
set CI given by generalized Toffoli gates.
We denote by In(V,E) the Cayley graph associated with
((S2n , ·), CI). The Cayley graph In has degree n2n−1 and
order 2n!. Notice that in this case, the corresponding circuits
have n gates N , n(n − 1) gates C and n(n − 1)(n − 2)/2
gates T . Also, for i > 3 there are (ni ) generalized Toffoli
gates. Therefore,
n∑
i=1
i(ni ) = 1(
n
1 ) + 2(
n
2 ) + 3(
n
3 ) + . . .+ n(
n
n) = n2
n−1.
Theorem 5. The upper bound for the diameter of the Cayley
graph In is (n− 1)2n + 1.
Proof: Follows directly from Algorithm 1, by construc-
tion.
Lemma 2. The Cayley graph In is not a bipartite graph.
Proof: We show that the graph In has an odd cycle. Let
[3 1 0 2], [3 1 2 0], [1 3 0 2], [0 2 1 3] and [0 2 3 1]
be the five vertices of the Cayley graph I2. By definition of
generating set, we can apply the following changes: (2, 3), that
corresponds to C2CNOT (a, b) with target in b; (0, 1)(2, 3),
that corresponds to C1CNOT (a) with target in a; (0, 2)(1, 3),
that corresponds to C1CNOT (b) with target in b; (2, 3),
that corresponds to C2CNOT (a, b) with target in b; and
(0, 2)(1, 3), that corresponds to C1CNOT (b) with target in
b. Therefore, we have an odd cycle and the Cayley graph In
is not a bipartite graph.
Table VI summarizes our analysis of quantum cost for the
synthesis based on Cayley graph In, showing its relation to
an upper bound for the diameter of the same graph. The
first column indicates the amount of garbage (ancilla) qubits.
The second column indicates the gate cost, which is upper
bound for the diameter of Cayley graph In. The third column
indicates the quantum cost for the synthesis based on Cayley
graph In. This quantum cost is obtained by multiplying the
diameter of the graph by the corresponding gate count.
IV. ANALYSIS OF A CIRCUIT SYNTHESIS BASED ON
CAYLEY GRAPH Hn
In this section, we present the Cayley graph Hn associated
to MC-Toffoli gates. These gates are used in the hypercube
method for circuit synthesis, the we introduced in Sec. II-D.
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TABLE VI
ANALYSIS OF QUANTUM COST FOR THE SYNTHESIS BASED ON CAYLEY
GRAPH In .
garbage gate count (gc) quantum cost (qc)
0 (n− 1)2n + 1 ((n − 1)2n + 1)(2n − 3)
1 (n− 1)2n + 1 ((n− 1)2n + 1)(24n − 88)
n-3 (n− 1)2n + 1 ((n− 1)2n + 1)(10n − 25)
Definition 9. CH is the subgroup of S2n , such that, all
permutations c ∈ CH are LH-constructible, with only one
gate.
Corollary 1. The subgroup CH is a generating set of S2n .
Let (S2n , ·) be a finite Symmetric Group with a generating
set CH given by multiple-control Toffoli gates.
We denote by Hn(V,E) the Cayley graph associated
with ((S2n , ·), CH). Notice that the Cayley graph Hn has
degree n2n−1 and order 2n!, the multiple-control Toffoli
CnNOT (x1, x2, . . . , xn) have values n target lines and
0 ≤ k ≤ 2n−1 − 1, where k is a decimal value that represent
the lines control. So, we have n2n−1 elements in CH .
The Cayley graph Hn has a generating set of the same size
and numbers of vertices of the Cayley graph In, but those
Cayley graphs are not isomorphic.
Lemma 3. The Cayley graph Hn is a bipartite graph.
Proof: Let x = { x1, x2, . . . , xk, xl, . . . , xm, xn, . . . ,
xn2n−1 } be any vertex of the Cayley graph Hn in binary.
Let y = { y1, y2, . . . , yl, . . . , yk, . . . , xn2n−1 } and z = {
z1, z2, . . . , zn, . . . , zm, . . . , xn2n−1 } be neighbors of x in
binary, where for all 1 ≤ i < 2n, xi = yi and xi = zi, except
i = m, i = n, i = k and i = l, in which cases xm = ym,
xn = yn, xk = zk and xl = zl. If m = k and n = l, then
y = z. If m = k and n 6= l, the Hamming distance between
y and z is 3, then there is not an edge. If m 6= k and n 6= l,
the Hamming distance between y and z is 4, then there is not
an edge. Therefore, the Cayley graph Hn does not have odd
cycles and Hn is bipartite.
Theorem 6. The Cayley graph Hn is not isomorphic to the
Cayley graph In.
Proof: It follows directly from Lemmas 2 and 3.
For graphs Hn, we have the following results for the upper
and lower bound to the distance of the Cayley graph Hn.
Theorem 7. The distance d(x, ι) between the vertex x of the
graph Hn to the identity element ι is bounded by dH(x, ι)/2 ≤
d(x, ι) < dH(x, ι).
Proof: By definition, if we apply a multiple-control
Toffoli gate, we may have the followings results: i) 2-move,
meaning that two bits simultaneouly go to their correct po-
sitions; ii) 0-move, meaning that one bit goes to its correct
position while another one goes to a wrong position; iii) −2-
move, meaning that two bits go to wrong positions.
The worst case is the reverse permutation. For example,
ρ = [ 111, 110, . . . , 001, 000 ] for n = 3. In this case,
the Hamming distance to the identity permutation is n2n, i.e.,
each bit is in the wrong position. We need to analyse only
two cases, because our algorithm does not apply MC-Toffoli
gates on bits already in the correct position, thus avoiding
simultaneous misplaces of two bits.
The first case gives us a lower bound, because we have the
best case if all exchanges are 2-moves. Therefore, we have
dH(x, ι) = n2
n/2 = n2n−1. So, d(x, ι) ≥ dH(x, ι)/2.
The second case gives us an upper bound, because we have
the worst case if all exchanges are 0-moves. Therefore, we
have d(x, ι) = n2n, but by Algorithm 2 we have an upper
bound of (n− 1)2n. So, d(x, ι) < dH(x, ι).
Theorem 8. The upper bound for the diameter of the Cayley
graph Hn is (n− 1)2n + 1.
Proof: Follows directly from Algorithm 2, by construc-
tion.
In order to obtain the lower bound for the diameter, we
use the fact that the multiple-control Toffoli gates change the
position of two bits.
Theorem 9. The lower bound for the diameter of the Cayley
graph Hn is n2n−1.
Proof: Remark that the reverse permutation has Hamming
distance to the identity permutation equal to n2n. The all MC-
Toffoli gate applied by Algorithm 2, over reverse permutation
is a 2-move. Therefore, we have n2n/2 = n2n−1.
TABLE VII
ANALYSIS OF QUANTUM COST ON CAYLEY GRAPH Hn
garbage gate count (gc) quantum cost (qc)
0 (n− 1)2n + 1 ((n − 1)2n + 1)(2n − 3 + 2m)
1 (n− 1)2n + 1 ((n− 1)2n + 1)(24n − 86)
n-3 (n− 1)2n + 1 ((n− 1)2n + 1)(10n − 23)
Table VII summarizes our analysis of quantum cost for the
synthesis based on Cayley graph Hn, showing its relation to
an upper bound for the diameter of the same graph. The first
column indicates the amount of garbage (ancilla) qubits. The
second column indicates the gate count, which is an upper
bound for the diameter of Cayley graph Hn. The third column
indicates the quantum cost for the synthesis based on Cayley
graph Hn. This quantum cost is obtained by multiplying the
diameter of the graph by the corresponding gate count.
V. CONCLUSIONS
Since reversibility is an essential aspect the circuit model
of quantum computers, we must have efficient methods for
designing and analysing reversible circuits. Group Theory
provides a unified framework for the development and analysis
of methods for reversible circuit synthesis. In this work, we
studied two Cayley graphs, In and Hn, that can be applied to
the synthesis of reversible circuits.
Maslov, Dueck and Miller [8], [9] proposed an algorithm
to reversible circuit synthesis using generalized Toffoli gates
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that we modeled by the Cayley graph In. The framework
of the theory of Cayley graphs enabled us to prove that the
diameter of In is less than (n − 1)2n + 1 and the number
of vertices is 2n!. These bounds are consistent with the gate
count and quantum cost complexity of the circuit synthesis
using G-Toffoli gates.
We presented an algorithm to reversible circuit synthesis
using multiple-control Toffoli gates. The proposed circuit
synthesis is based on the hypercube Cayley graph Hn. The
diameter of the Cayley graph Hn is at most (n − 1)2n + 1
and is at least n2n−1. Since the number of vertices of Hn is
2n!, we have that the number of vertices is a factorial on the
diameter. We proved that Cayley graph Hn is not isomorphic
to Cayley graph In, so the corresponding synthesis algorithms
are different. These bounds are consistent with the gate count
and quantum cost complexity of the circuit synthesis using
MC-Toffoli gates.
We may expect Cayley graphs to be an attractive and
versatile framework for analysing reversible circuit synthesis.
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